20UPGFC0087162 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 64e51b62fc7088729756ae03

This Revision: 64e51b62fc7088729756ae04

Latest Revision: 64e51b62fc7088729756ae04

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5

Parameter

ADCcalPar
  • 14.912
  • 0.193
  • 10000.0
Name0x1547a
ChipId14
InjCap7.838
NfDSLDO1.2864511989452139
NfASLDO1.2853017094228576
NfACB1.282887781425909
VcalPar
  • 1.89
  • 0.206
IrefTrim7
KSenseInA21265.822
KSenseInD21577.621
KSenseShuntA26329.112952380954
KSenseShuntD26715.14980952381
KShuntA1040.776
KShuntD1034.391

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5
Parameter
ADCcalPar
  • 14.912
  • 0.193
  • 10000.0
Name0x1547a
ChipId14
InjCap7.838
NfDSLDO1.2864511989452139
NfASLDO1.2853017094228576
NfACB1.282887781425909
VcalPar
  • 1.89
  • 0.206
IrefTrim7
KSenseInA21265.822
KSenseInD21577.621
KSenseShuntA26329.112952380954
KSenseShuntD26715.14980952381
KShuntA1040.776
KShuntD1034.391