20UPGFC0087146 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 64e51b61fc7088729756ae01

This Revision: 64e51b61fc7088729756ae02

Latest Revision: 64e51b61fc7088729756ae02

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA9
SldoTrimD6

Parameter

ADCcalPar
  • 10.932
  • 0.197
  • 10000.0
Name0x1546a
ChipId13
InjCap7.76
NfDSLDO1.2847371389106024
NfASLDO1.2838751691882038
NfACB1.2816053155858884
VcalPar
  • 5.046
  • 0.212
IrefTrim10
KSenseInA21367.153
KSenseInD21605.001
KSenseShuntA26454.57038095238
KSenseShuntD26749.048857142858
KShuntA1055.555
KShuntD1012.347

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA9
SldoTrimD6
Parameter
ADCcalPar
  • 10.932
  • 0.197
  • 10000.0
Name0x1546a
ChipId13
InjCap7.76
NfDSLDO1.2847371389106024
NfASLDO1.2838751691882038
NfACB1.2816053155858884
VcalPar
  • 5.046
  • 0.212
IrefTrim10
KSenseInA21367.153
KSenseInD21605.001
KSenseShuntA26454.57038095238
KSenseShuntD26749.048857142858
KShuntA1055.555
KShuntD1012.347