20UPGFC0087162 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: warm

Config: 64e51b5efc7088729756adf3

This Revision: 64e51b5efc7088729756adf4

Latest Revision: 65171ca4242a8062d542ea79

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp350
DiffPreampL550
DiffPreampM550
DiffPreampR550
DiffPreampT550
DiffPreampTL550
DiffPreampTR550
DiffVff60
EnCoreCol065535
EnCoreCol165535
EnCoreCol265535
EnCoreCol363
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5

Parameter

ADCcalPar
  • 14.912
  • 0.193
  • 10000.0
Name0x1547a
ChipId14
InjCap7.838
NfDSLDO1.2864511989452139
NfASLDO1.2853017094228576
NfACB1.282887781425909
VcalPar
  • 1.89
  • 0.206
IrefTrim7
KSenseInA21265.822
KSenseInD21577.621
KSenseShuntA26329.112952380954
KSenseShuntD26715.14980952381
KShuntA1040.776
KShuntD1034.391

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp350
DiffPreampL550
DiffPreampM550
DiffPreampR550
DiffPreampT550
DiffPreampTL550
DiffPreampTR550
DiffVff60
EnCoreCol065535
EnCoreCol165535
EnCoreCol265535
EnCoreCol363
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5
Parameter
ADCcalPar
  • 14.912
  • 0.193
  • 10000.0
Name0x1547a
ChipId14
InjCap7.838
NfDSLDO1.2864511989452139
NfASLDO1.2853017094228576
NfACB1.282887781425909
VcalPar
  • 1.89
  • 0.206
IrefTrim7
KSenseInA21265.822
KSenseInD21577.621
KSenseShuntA26329.112952380954
KSenseShuntD26715.14980952381
KShuntA1040.776
KShuntD1034.391