20UPGFC0087130 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: warm

Config: 64e51b5dfc7088729756adef

This Revision: 64e51b5dfc7088729756adf0

Latest Revision: 65171c9f242a8062d542ea17

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp350
DiffPreampL550
DiffPreampM550
DiffPreampR550
DiffPreampT550
DiffPreampTL550
DiffPreampTR550
DiffVff60
EnCoreCol065535
EnCoreCol165535
EnCoreCol265535
EnCoreCol363
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD5

Parameter

ADCcalPar
  • 13.763
  • 0.187
  • 10000.0
Name0x1545a
ChipId12
InjCap7.63
NfDSLDO1.2852485844227992
NfASLDO1.2849325479313072
NfACB1.2824329865895066
VcalPar
  • 4.11
  • 0.201
IrefTrim13
KSenseInA21293.772
KSenseInD21549.993
KSenseShuntA26363.717714285714
KSenseShuntD26680.943714285713
KShuntA1077.569
KShuntD1021.066

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp350
DiffPreampL550
DiffPreampM550
DiffPreampR550
DiffPreampT550
DiffPreampTL550
DiffPreampTR550
DiffVff60
EnCoreCol065535
EnCoreCol165535
EnCoreCol265535
EnCoreCol363
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD5
Parameter
ADCcalPar
  • 13.763
  • 0.187
  • 10000.0
Name0x1545a
ChipId12
InjCap7.63
NfDSLDO1.2852485844227992
NfASLDO1.2849325479313072
NfACB1.2824329865895066
VcalPar
  • 4.11
  • 0.201
IrefTrim13
KSenseInA21293.772
KSenseInD21549.993
KSenseShuntA26363.717714285714
KSenseShuntD26680.943714285713
KShuntA1077.569
KShuntD1021.066