20UPGFC0086649 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6466564f6050bd2ad2ac3691

This Revision: 6466564f6050bd2ad2ac3692

Latest Revision: 652f5dfa98262c9e8e515a77

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1200
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA13
SldoTrimD7

Parameter

ADCcalPar
  • 12.836
  • 0.182
  • 10000.0
Name0x15279
ChipId15
InjCap7.836
NfDSLDO1.2838506017935223
NfASLDO1.2829032165104457
NfACB1.2810228002667632
VcalPar
  • 1.171
  • 0.195
IrefTrim8
KSenseInA21163.388
KSenseInD21542.769
KSenseShuntA26202.289904761903
KSenseShuntD26671.999714285714
KShuntA1074.883
KShuntD1069.974

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1200
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA13
SldoTrimD7
Parameter
ADCcalPar
  • 12.836
  • 0.182
  • 10000.0
Name0x15279
ChipId15
InjCap7.836
NfDSLDO1.2838506017935223
NfASLDO1.2829032165104457
NfACB1.2810228002667632
VcalPar
  • 1.171
  • 0.195
IrefTrim8
KSenseInA21163.388
KSenseInD21542.769
KSenseShuntA26202.289904761903
KSenseShuntD26671.999714285714
KShuntA1074.883
KShuntD1069.974